The SPI bus specifies four logic signals:
- SCLK: serial clock (output from master);
- MOSI: master output, slave input (output from master);
- MISO: master input, slave output (output from slave);
- SS: slave select (active low, output from master).
Alternative naming conventions are also widely used:
- SCLK: SCK, CLK: serial clock (output from master)
- MOSI: SIMO, SDO, DO, DOUT, SO, MTSR: serial data out; data out, serial out, master transmit slave receive
- MISO: SOMI, SDI, DI, DIN, SI, MRST: serial data in; data in, serial in, master receive slave transmit
- SS: nCS, CS, CSB, CSN, nSS, STE: chip select, slave transmit enable (active low, output from master)
The SDI/SDO (DI/DO, SI/SO) convention requires that SDO on the master be connected to SDI on the slave, and vice versa. Chip select polarity is rarely active high, although some notations (such as SS or CS instead of nSS or nCS) suggest otherwise.
- SPI port pin names for particular IC products may differ from those depicted in these illustrations.
The master does not use an addressing concept while communicating with the slave.
from. wikipedia
'Mechanical Engineering > AVR' 카테고리의 다른 글
UART0 Setup (0) | 2013.12.10 |
---|---|
CodeVision 초기설정 (0) | 2013.11.30 |
Delay for IAR EWAVR (2) | 2013.05.07 |
IAR 초기설정 (0) | 2013.05.06 |
IAR EWAVR interrupt vectors from iom128.h (0) | 2013.04.05 |